SIMULATION AND DESIGN OF HIGH SPEED CONVERTER FOR IMAGE PROCESSING APPLICATIONS

S.SANKAR* and G.GOKULA KRISHNAN**

Assistant Professor in Dept. of EEE, Panimalar Institute of Technology, Chennai, Tamil Nadu, India*. Shankar_submanian@yahoo.co.in

Assistant Professor in Dept. of EEE, Panimalar Institute of Technology, Chennai, Tamil Nadu, India**. shivagokul@gmail.com

Abstract: This paper describes a pipeline analog-to-digital converter is implemented for high speed camera. In the pipeline ADC design, prime factor is designing operational amplifier with high gain so ADC have been high speed. The other advantage of pipeline is simple on concept, easy to implement in layout and have flexibility to increase speed. We made design and simulation using Mentor Graphics Software with 0.6m CMOS technology with a total power dissipation of 75.47 mW. Circuit techniques used include a precise comparator, operational amplifier and clock management. A switched capacitor is used to sample and multiplying at each stage. Simulation a worst case DNL and INL of 0.75 LSB. The design operates at 5 V dc.

Key words: pipeline, switched capacitor, clock management

1. Introduction

CMOS image sensors have evolved in the past years as a promising alternative to the conventional Charge Coupled device (CCD) technology. CMOS offer lower power consumption, more functionality and the possibility to integrate a complete camera system on one CHIP.

The high speed camera used matrices photodiode to capture objects and each photodiode send an analog pixel to matrices column [1,2]. Output analog pixel is converted to digital pixel by ADC then output from ADC is processed by digital processor element. ADC is used to converter is pipeline. Diagram block high speed camera is shown in figure 1.

In the real time images processing, sensors function is important because it has function as transducer, so images can be processed to application for examples, face tracking and face recognition, medical imaging, industrial, sports and so on[4,5].

In the figure 1. Describes 64x64 active pixel sensors (APS) is used capture object. We used the row decoder is charged to send to each line of pixels the control signals. The automatic scan of the whole array of pixels or sub windows of pixels is implemented by a sequential control unit which generates the internal signals to row and column decoders [3].




Figure 1. Diagram Block high speed camera

Number of ADC is used in the system are 64 on parallel condition. Function of ADC in the process is important to convert from analog pixels to digital pixels where output from APS is nearly 4K pixel with each pixel < 100 ns or same as 400 μs per images or 2500 images/s. so wherever we must design pipeline ADC which have transfer rate 80 Mega samples/s [6].

2. One-Bit Per Stage Pipeline Architecture




Figure 2. One bit/ stage architecture

In the figure 2 shows block diagram of an ideal N-stage, 1-bit per stage pipelined A/D converter. Each stage contributes a single bit to digital output. The most significant bits are resolved by first stage in the pipeline. The result of stage is passed on the next stage where the cycle is repeated. A pipeline stage is implemented by the conventional switched capacitor (SC), it is shown at figure 3[4].




Figure. 3. Scheme of switched capacitor pipelined A/D converter

Vrefp is the positive reference voltage and Vrefn is a negative reference voltage. Each stage consists of capacitor C_1 , C_2 , an operational amplifier and a comparator. Value of C_1 and C_2 are equal in my design. Each stage operates in two phases, a sampling phase and a multiplying phase.

During the sampling phase $\phi 1$, the comparator produces a digital output Di. Di is 1 if Vin > Vth and Di is 0 if Vin < Vth, where Vth is the threshold voltage defined midway between Vrefp and Vrefn. During multiplying phase, C_2 is connected to the output of the operational amplifier and C_1 is connected to either the reference voltage Vrefp or Vrefn, depending on the bit value Di. If Di = 1, C_1 is connected to Vrefp, resulting in the residue (Vout) is:

$$Vout(i) = 2 \times Vin(i) - Di.Vrefp$$
 (1)

Otherwise, C_1 is connected to *Vrefn*, giving an output voltage :

$$Vout(i) = 2 \times Vin(i) - \check{D}.Vrefn$$
 (2)

3. Comparator

Precision comparator is implemented to each stage of the ADC. We prefer to use precision comparator then digital correction to minimize offset error of comparator and better output of ADC.

This comparator consists of three blocks: preamplifier, decision circuit and output buffer. First block is the input preamplifier which the circuit is a differential amplifier with active loads. The size of transistors m2 and m3 are set by considering the diffamp trans conductance and the input capacitance. Second block is a positive feedback or decision circuit, it is the heart of the comparator. The circuit uses positive feedback from the cross gate connection of m11 and m12 to increase the gain of the decision element. Third stage is output buffer; it is to convert the output of the decision circuit into a logic signal. The inverter (m20 and m21) is added to isolate any load capacitance from the self biasing differential amplifier. The complete circuit of comparator is shown in figure 4.




Figure 4. The comparator circuit

4. Operational Amplifier

In this pipeline ADCs, operational amplifier is very important to get accurately result. We used an operational trans conductance amplifier which has a gain of approximately 55 dB for a bias current of 2.5 μ A with Vdd = 5 V and Vss = -5 V. A value of loading capacitor is 0.1 Pf. The complete circuit is shown in figure 5. Transistors m111 and m11 functions as a constant current source, and transistors m1, m2 and m3 functions as two current mirror 'pairs'. The transistors m4, m5, m6 and m7 are the differential amplifier.

Transistor m9 is an output amplifier stage. In the simulation, we got the resultant for phase margin (PM) was -145 degree, A gain was 55 dB and Gain bandwidth product was 800 MHz. Power dissipation measured of 10.825 mW.

A) High speed variable gain amplifiers

An even higher level of integration is achieved by taking a fully differential high speed amplifier and incorporating gain control as a variable gain amplifier (VGA). VGAs are available both as digital control or analogue control devices and are especially useful for automatic gain control and for temperature compensation. The LTC6412 (see figure 2) is an example of a fully differential analogue control VGA with exceptional stability and consistency across its entire frequency, temperature and gain ranges.

B) High speed Active Filters

The third example of high speed integrated amplifier based products is high speed active filters. Until recently, most integrated active filters on the market were limited in bandwidth to less than 2MHz. System designers requiring higher cutoff frequencies had no choice but to create discrete designs which are bulky and consume large amounts of board space. This challenge is compounded if the system requires higher order filters or a high degree of filter accuracy. The same process and design advances which enabled the creation of high performance differential amplifiers and VGAs also make it possible to create higher bandwidth active filters. Like the amplifiers described above, these new filters are often fully differential to enable better SNR on a low supply voltage. Linear Technology has introduced a broad selection of wide bandwidth active filter building blocks intended as drop in solutions to ease the design task. These single and dual matched filters provide integrated, highly accurate filtering capability with exceptional dynamic range performance in small footprint. They are ideal for a wide range of applications such as anti aliasing filters for driving high resolution A/D converters, reconstruction filters for D/A converters in wireless communication receivers

and transmitters, industrial and medical signal processing of optical and image processing filters, instrumentation and testing, RFID demodulation baseband filters, and all types of filtering in signal processing applications.

5. Clock Management

In the design pipeline A/D converter use latch technique is used to hold active condition at multiplying Ø2 (phi2) and non active condition at sampling Ø1 (phi1) until next stage begin to execute sampling phase. This purpose to keep the output voltage of residue from before stage conformity at input next stage.




Figure 5. Trans conductance OP-AMP

Signal output decoder active reset signal so the clock management begin working. This work is begun from early address to last address. Ending of address decoder, a stop decoder give reset signal Stopping activity pipeline ADC's. The complete circuit is shown at figure 6.




Figure 6. The circuit of clock management

6. Result

One stage A/D converter layout was estimated

to occupy about 174 µm x 89 µm, it is seen at figure 7.

Figure 8 shows the dc linearity of the ADC at conversion rate of 20 Mega samples/s. In the figure 8(a), the CODE is plotted versus integral nonlinearity (INL) value and figure 8(b), the CODE is plotted versus differential nonlinearity (DNL). Note that since each simulation lasted 20 minutes, only 25 codes were tested. As shown, the worst INL is less than 0.8 LSB; the DNL is less than 0.8 LSB.




Figure 7. One stage A/D converter layout

In the figure 9 shows the output of Fast Fourier transform (FFT) on a block of 1024 consecutive codes. The conversion rate is 20 Mega samples/s, and the input is full scale sine wave at 10 MHz. From curve FFT, The signal-to-noise plus distortions ratio (SNDR) is obtained about 44.86 dB. The effective number of bits (ENOB) is calculated environ 7.2 bits.




Figure 8. (a) Curve of Code vs INL and (b) Curve of Code vs DNL




Figure 9. Curve of FFT

7. Conclusion

The pipeline ADC 8 bits, 80 Mega samples/s were implemented in 0.6 μ m technology with total power dissipation 75.47 mW. Refer to result of experiment; the ADC can be implemented for high speed camera. The system use clock management to manage data conversion so that the system is simple and have good precision.

References

- [1] Timothy M. Hancock, Scott M. Pernia, and Adam C. Zeeb, "A digitally corrected 1.5 bits/stage low power 80 Msamples/s 10-bits pipelined ADC", technical report, University og Michigen, December 2008.
- [2] Hao-Yu, xun-Gong, and Juo-Jung hung," A low power 10 bits 80 Msamples pipeline ADC", Technical report, ECCS department University of Michigan tech., 2008.
- [3] S.H. Lewis, H. Scott Feterman, George F. Gross Jr., R. Ramachandran, and T.R. Vismanathan., "10-b 20 Msamples/s analog to digital converter", *Journal of IEEE solid state circuit*, 27:351-358, March 2007.
- [4] M. Paindavoine,"High-speed camera with embedded real time image processing", in seminar information technology of Gunadarma University, june 2009.
- [5] Eri Prasetyo, Dominique Ginhac and M. Paindavoine ,"principles of CMOS sensors dedicated to face tracking and recognition", *In CAMP05*, July 2009.
- [6] R. Samer and Jan Van der Speigel and K. Nagaraj, "Background digital error correction technique for pipeline ADC," *IEEE*, 2008.