Design and Implementation of 15-Level Asymmetric Cascaded H Bridge Multilevel Inverter

J.Gowri Shankar Research Scholar, SELECT VIT University, Vellore, India Jananishankar18@gmail.com Dr.J.Belwin Edward Associate Professor, SELECT VIT University, Vellore, India jbelwinedward@vit.ac.in

Abstract—This paper presents a Design and Implementation of 15-Level Asymmetrical Cascaded H Bridge Multilevel Inverter. In this system Symmetrical and Asymmetrical Multilevel inverter (MLI) is utilized. In Symmetrical MLI, the DC source magnitude's are equal ie., $60V_{dc}, 60V_{dc}$, $60V_{dc}$, $60V_{dc}$, $60V_{dc}$, $60V_{dc}$, $60V_{dc}$, $60V_{dc}$, are unequal and it is designed with binary form of voltage such as $33V_{dc}, 66V_{dc}$ & $132V_{dc}$. Comparing both the MLI , Asymmetrical MLI generates a number of output voltage level with same number of Power semiconductor switches. The phase Disposition Pulse Width Modulation (PD-PWM) technique is used for controlling the Power semiconductor switches in MLI. The results are verified in MATLAB, PROTEUS and real time system

Keywords—Photo voltaic system(PV), Symmetrical MLI, Asymmetrical MLI, PD-PWM, PIC16F877A, IR112.

I. INTRODUCTION

In recent years, countries all over the world has its attention towards global warming. One of the cause is conventional fossil fuel based power generating sources and it has become a serious concern. Among the usage of renewable energy resources like wind , solar, geothermal etc., photovoltaic (PV) system is very important source of energy and it has acquired a lot of attention due to the research and development in the fabrication of solar cell. Power electronic converter technology is required for generation of solar power, which reduces the cost and enhances the system efficiency.

Multilevel Inverter (MLI)has more advantages than conventional inverter because of less switching losses, less voltage stress across switch and less Electromagnetic Interference (EMI). Generally there are three basic types of MLI they are Neutral point Clamped (NPC MLI), Flying Capacitor (FC MLI) and Cascaded H-Bridge (CHB MLI). The Figure 1 shows the classification of MLI.NPCMLI consists of clamping diodes which increases the voltage levels. The capacitor is connected in series for voltage balancing. This makes a huge problem for devices. In FCMLI more number of clamping capacitors are connected, so the balancing is difficult. CHBMLI is suitable for high voltage applications because, each H bridge consists of 4 switches and one DC source. Clamping capacitors and diodes are not used here[1]-[5]. In CHBMLI Topology, depending upon DC source it consists of two types, 1.Single DC source and 2.Multiple DC source.In Single DC source the CHBMLI is

connected in parallel and to the output of each H Bridge is connected to the low frequency transformer is Primary side. Whereas secondary side transformer is connected in series across the load. To increases the "n" number of levels the Transformer is increased for each H Bridge inverter, so that the efficiency of system will become less. In multiple DC Source the CHBMLI is connected in series. To increase the "n" number of output voltage levels the several H-Bridge and DC source are used. To reduce the switches in this topology the Symmetrical and Asymmetrical CHBMLI are utilized.[2]




Fig. 1. Classifications of Multilevel Inverter

A. Symmetrical Cascaded H Bridge Multielvel Inverter




Fig. 2. Symmetrical multilevel inverter

Figure 2 represents the Symmetrical Cascaded H Bridge Inverter(SCHB-MLI) topology .In this Circuit ,When MOSFET Controlled Switch is Turned On , the DC Voltage Source and MOSFET Controlled Switch are connected in series, so that the current flows from DC Source to MOSFET

and the Diode becomes Reverse biased Condition. When MOSFET controlled Switch is turned OFF , the Current flows via diode and the diode is forward biased. The Circuit needs four DC voltage sources,7 switches and 3 diodes. The 4 DC sources are equal with Voltage of $60V_{DC}$, and this circuit will generate Nine Level output voltage of $240V_{DC}$, $180V_{DC}$, $120V_{DC}$, $60V_{DC}$, $0V_{DC}$, $-60V_{DC}$, $-120V_{DC}$, $-180V_{DC}$, $--240V_{DC}$ respectively. [2]

TABLE I. THE SWITCHING CONFIGURATION OF SYMMETRICAL CHBMLI

Vo	S1	S2	S3	S4	S5	S6	S7
Vdc	ON	ON	OFF	OFF	ON	ON	ON
3Vdc/4	ON	ON	OFF	OFF	OFF	ON	ON
2Vdc/4	ON	ON	OFF	OFF	OFF	OFF	ON
Vdc/4	ON	ON	OFF	OFF	OFF	OFF	OFF
0	OFF	ON	ON	OFF	OFF	OFF	OFF
Vdc/4	OFF	OFF	ON	ON	OFF	OFF	OFF
2Vdc/4	OFF	OFF	ON	ON	OFF	OFF	ON
3Vdc/4	OFF	OFF	ON	ON	OFF	ON	ON
Vdc	OFF	OFF	ON	ON	ON	ON	ON

In SCHBMLI the total Number of switches and the output voltage levels are obtained as follows

$$N_{level} = 2n + 3$$
 (1)

$$N_{\text{MOSFET}} = n + 4$$
 (2)

The 'n' Represents the number of MOSFET in Symmetrical unit Circuit.

B. Asymmetrical Cascaded H Bridge Multielvel Inverter

Figure 3 represents the Asymmetrical Cascaded H Bridge Inverter (ASCHB-MLI) topology. In this Inverter the DC source magnitudes are unequal. The DC source magnitude are designed with binary form of voltage such as $25V_{DC},\,50V_{DC}$, $100V_{DC}$ respectively. Both the inverter consists of same number of Power semiconductor switches but the voltage level varies. In SCHBMLI the output voltage is 9level, where as in ASCHBMLI the output voltage is 15 level and they are $33V_{dc},66V_{dc},99V_{dc},132V_{dc},165V_{dc},198V_{dc},231V_{dc},0V_{dc},33V_{dc},-66V_{dc},-99V_{dc},-132V_{dc},-165V_{dc},-198V_{dc},-231V_{dc}$ respectively,[3]-[4]




Fig. 3. Asymmetrical multilevel inverter

In ASCHMLI the number of switches and number of levels are represented as follows[6]-[7]

$$N_{level} = 2^{(n+1)} - 1$$
 (3)

$$N_{\text{MOSFET}} = n + 4$$
 (4)

II. SWITCHING MODE OF OPERATION FOR 15 LEVEL PROPOSED INVERTER

A. Model: Maximum Positive output Voltage (V_{dc})

When MOSFET Switches $S_1,S_2,S_3\&S_4$ are turned ON, the maximum positive voltage V_{dc} is united to the (+ve) terminal (a) of the load. When the MOSFET Switch S_5 is turned ON , the (-ve) terminal (b) of the load is connected to the ground and remaining all the switches are in OFF condition. The current flows through the load from 'a' to 'b', so that the voltage brought to bear across the load is $+V_{dc}$ as shown in figure 4.




Fig. 4. Output Voltage level V_{ab}=V_{dc} to generate the Switching Sequence.

B. Mode 2: Positive output voltage $(6V_{dc}/7)$:

When MOSFET Switches $S_2,S_3\&S_4$ are turned ON and MOSFET Switch S_1 is turned OFF the current flows via Diode D_1,S_0 that the positive voltage $6V_{dc}/7$ is united to the (+ve) terminal (a) of the load. When the MOSFET Switch S_5 is turned ON , the(-ve) terminal (b) of the load is united to the ground and remaining all the switches are in OFF condition. The current flows through the load from 'a' to 'b', so that the voltage brought to bear across the load is $+6V_{dc}/7$ as shown in figure 5.




Fig. 5. Output Voltage level $V_{ab} = 6V_{dc}/7$ to generate the Switching Sequence

C. Mode 3: Positive output voltage (5 V_{dc} /7):

When MOSFET Switches $S_1,S_3\&S_4$ are turned ON and MOSFET Switch S_2 is turned OFF the current flows via

Diode D_2 So that the positive voltage $5V_{dc}/7$ is united to the (+ve) terminal (a) of the load. When the MOSFET S_5 is turned ON , the (-ve) terminal (b) of the load is united to the ground and remaining all the switches are in OFF condition. The current flows through the load from 'a' to 'b', so that the voltage brought to bear across the load is $+5V_{dc}/7$ as shown in figure 6.




Fig. 6. Output Voltage level V_{ab} = 5V_{dc}/7to generate the Switching Sequence

D. Mode 4: Positive output voltage $(4V_{dc}/7)$:

When MOSFET Switches $S_3 \& S_4$ are turned ON and MOSFET Switch $S_1 \& S_2$ is turned OFF the current flows via Diode $D_1 \& D_2$.So that the positive voltage $4V_{dc}/7$ is united to the (+ve) terminal (a) of the load. When the MOSFET Switch S_5 is turned ON , the (-ve) terminal (b) of the load is united to the ground and remaining all the switches are in OFF condition. The current flows through the load from 'a' to 'b', so that the voltage brought to bear across the load is $+4V_{dc}/7$ as shown in figure 7.




Fig. 7. Output Voltage level V_{ab} =4 V_{dc} /7to generate the Switching Sequence

E. Mode 5: Positive output voltage $(3V_{dc}/7)$:

When MOSFET Switches $S_1, S_2 \& S_4$ are turned ON and MOSFET Switch S_3 is turned OFF the current flows via Diode D_3 .So that the positive voltage $3V_{dc}/7$ is united to the (+ve) terminal (a) of the load. When the MOSFET Switch S_5 is turned ON , the (-ve) terminal (b) of the load is united to the

ground and remaining all the switches are in OFF condition. The current flows through the load from 'a' to 'b', so that the voltage brought to bear across the load is $+3V_{do}/7$ as shown in figure 8.




Fig. 8. Output Voltage level V_{ab} =3 V_{dc} /7to generate the Switching Sequence

F. Mode 6: Positive output voltage $(2V_{dc}/7)$:

When MOSFET switches S_2 &S_4 are turned ON and Switch S_1 & S_3 is turned OFF the current flows via Diode D_1 & $D_3.So$ that the positive voltage $2V_{dc}\!/7$ is united to the (+ve) terminal (a) of the load. When the MOSFET switch S_5 is turned ON , the (-ve) terminal (b) of the load is united to the ground and remaining all the switches are in OFF condition. The current flows through the load from 'a' to 'b', so that the voltage brought to bear across the load is $+2V_{dc}\!/7$ as shown in figure 9.




Fig. 9. Output Voltage level V_{ab}=2V_{dc}/7to generate the Switching Sequence

G. Mode 7: Positive output voltage $(V_{dc}/7)$:

When MOSFET switches $S_1 \& S_4$ are turned ON and MOSFET Switch $S_2 \& S_3$ is turned OFF the current flows via Diode $D_2 \& D_3$. So that the positive voltage $1V_{dc}/7$ is united to the (+ve) terminal (a) of the load. When the MOSFET switch S_5 is turned ON , the (-ve) terminal (b) of the load is united to the ground and remaining all the switches are in OFF condition. The current flows through the load from 'a' to 'b', so that the voltage brought to bear across the load is $+ 1V_{dc}/7$ as shown in figure 10.




Fig. 10. Output Voltage level V_{ab} = V_{dc} /7to generate the Switching Sequence

H. Mode 8: Zero output voltage ($0V_{dc}$):

The Zero Output voltage level is produced by turning ON MOSFET Switches S_7 & S_5 or S_4 & S_6 and remaining controlled switches are in off condition. When MOSFET switches S_7 & S_5 or S_4 &S $_6$ are turned on , the output voltage across the load is zero as shown in the figure 11




Fig. 11. Output Voltage level $V_{ab} = 0V_{dc}$ to generate the Switching Sequence

I. Mode 9: Negative Output voltage(- $1V_{dc}/7$):

When MOSFET Switches S_1 & S_6 are turned ON and MOSFET Switch S_2 & S_3 is turned OFF the Current flows via Diode D_2 & D_3 , So that the Positive voltage $V_{dc}/7$ is united to the (-ve) terminal (b) of the load. When the MOSFET switch S_7 is turned ON , the (+ve) terminal (a) of the load is united to the ground and remaining all the switches are in OFF condition. The current flows through the load from 'b' to 'a', so that the voltage brought to bear across the load is $-1V_{dc}/7$ as shown in figure 12.




Fig. 12. Output Voltage level $V_{ab} = -V_{dc}/7$ to generate the Switching Sequence

J. Mode 10: Negative Output voltage(-2V_{dc}/7):

When MOSFET switches $S_2\&S_6$ are turned ON and MOSFET Switch $S_1\&S_3$ is turned OFF the Current flows via Diode $D_1\&D_3$, So that the Positive voltage $2V_{dc}/7$ is united to the (-ve) terminal (b) of the load.When the MOSFET switch S_7 is turned ON , the (+ve) terminal (a) of the load is united to the ground and remaining all the switches are in OFF condition. The current flows through the load from 'b' to 'a', so that the voltage brought to bear across the load is $-2V_{dc}/7$ as shown in figure 13.




Fig. 13. Output Voltage level $V_{ab} = -2V_{dc}/7$ to generate the Switching Sequence

K. Mode 11: Negative Output voltage(-3 V_{dc} /7):

When MOSFET Switches S_1 , S_2 & S_6 are turned ON and MOSFET Switch S_3 is turned OFF the Current flows via Diode D_3 , So that the Positive voltage $3V_{dc}/7$ is united to the (-ve) terminal (b) of the load. When the MOSFET S_7 is turned ON , the (+ve) terminal (a) of the load is united to the ground and remaining all the switches are in OFF condition. The current flows through the load from 'b' to 'a', so that the voltage brought to bear across the load is -3Vdc/7 as shown in figure 14.




Fig. 14. Output Voltage level V_{ab} = -3V_{dc}/7to generate the Switching Sequence

L. Mode 12: Negative Output voltage(-4V_{dc}/7):

When MOSFET Switches $S_3\&S_6$ are turned ON and MOSFET Switches $S_1\&S_2$ are turned OFF the Current flows via Diode $D_1\&D_2$, So that the Positive voltage $4V_{dc}/7$ is united to the (-ve) terminal (b) of the load.When the MOSFET switch S_7 is turned ON , the (+ve) terminal (a) of the load is united to the ground and remaining all the switches are in OFF condition. The current flows through the load from 'b' to 'a', so that the voltage brought to bear across the load is $-4V_{dc}/7$ as shown in figure 15




Fig. 15. Output Voltage level $V_{ab} = -4V_{dc}/7$ to generate the Switching Sequence

M. Mode 13: Negative Output voltage(-5 V_{dc} /7):

When MOSFET switches S_1 , $S_3 \& S_6$ are turned ON and MOSFET Switch S_2 is turned OFF the Current flows via Diode D_2 , So that the Positive voltage $5V_{dc}/7$ is united to the (-ve) terminal (b) of the load. When MOSFET switch S_7 is turned ON, the (+ve) terminal (a) of the load is united to the ground, remaining all the switches are in OFF condition. The current flows through the load from 'b' to 'a', so that the voltage brought to bear across the load is $-5V_{dc}/7$ as shown in figure 16.




Fig. 16. Output Voltage level $V_{ab} = -5V_{dc}/7$ to generate the Switching Sequence

N. Mode 14: Negative Output voltage(-6 V_{dc} /7):

When MOSFET Switches S_2 , S_3 & S_6 are turned ON and MOSFET Switch S_1 is turned OFF the Current flows via Diode D_1 , So that the Positive voltage $6V_{dc}/7$ is united to the (-ve) terminal (b) of the load. When the MOSFET switch S_7 is turned ON , the (+ve) terminal (a) of the load is united to the ground and remaining all the switches are in OFF condition. The current flows through the load from 'b' to 'a', so that the voltage brought to bear across the load is -6Vdc/7 as shown in figure 17.




Fig. 17. Output Voltage level $V_{ab} = -6V_{dc}/7$ to generate the Switching Sequence

O. Mode 15: Negative Output voltage($-V_{dc}$):

When MOSFET Switches $S_1,S_2,S_3\&S_6$ are turned ON , the Positive voltage $V_{dc}/7$ is united to the (-ve) terminal (b) of the load.When the MOSFET switch S_7 is turned ON , the (+ve) terminal (a) of the load is united to the ground and remaining all the switches are in OFF condition. The current flows through the load from 'b' to 'a', so that the voltage brought to bear across the load is $-V_{dc}$ as shown in figure 18.




Fig. 18. Output Voltage level $V_{ab} = -V_{dc}$ to generate the Switching Sequence

TABLE II. OUTPUT VOLTAGE ACCORDING TO THE SWITCHING ON-OFF

$\mathbf{V_o}$	S_1	S_2	S_3	S_4	S_5	S_6	S ₇
V_{dc}	1	1	1	1	1	0	0
6V _{dc} /7	0	1	1	1	1	0	0
5V _{dc} /7	1	0	1	1	1	0	0
4V _{dc} /7	0	0	1	1	1	0	0
3V _{dc} /7	1	1	0	1	1	0	0
2V _{dc} /7	0	1	0	1	1	0	0
$V_{dc}/7$	1	0	0	1	1	0	0
$0V_{dc}$	0	0	0	1	0	1	0
$0V_{dc}$	0	0	0	0	1	0	1
-1V _{dc} /7	1	0	0	0	0	1	1
-2V _{dc} /7	0	1	0	0	0	1	1
-3V _{dc} /7	1	1	0	0	0	1	1
-4V _{dc} /7	0	0	1	0	0	1	1
-5V _{dc} /7	1	0	1	0	0	1	1
-6V _{dc} /7	0	1	1	0	0	1	1
-V _{dc}	1	1	1	0	0	1	1

Table 2 shows the switching combination that generated the 15 level output voltage level (0 V_{DC} , V_{DC} /7, $2V_{DC}$ /7, $3V_{DC}$ /7, $4V_{DC}$ /7, $5V_{DC}$ /7, $6V_{DC}$ /7, V_{DC}

III. PWM SWITCHING TECHNIQUE

In Figure 19 shows the Modulation Technique. The Modulation Control Scheme is divided into two types they are fundamental switching (low switching) frequency and (High switching Frequency) PWM. In this ACHMLI the Phase Disposition Pulse Width Modulation Technique (PD- PWM) is utilized with switching frequency of 2KHz. This PD-PWM technique is used to control the Switches in the inverter. Figure 20 shows the generation of PD-PWM technique for

ASCHBMLI. In this technique it consists of 14 carrier signals (2KHz) and sine wave fundamental frequency (50Hz) by using logical circuits the switching pulse are generated [7]-[8].




Fig. 19. Modulation Technique for Inverter




Fig. 20. PD-PWM Switching signal Generation

IV. SIMULATION AND RESULTS

Figure 21 shows the ASCHMLI with PD-PWM technique. The ASCHBMLI consists of three DC sources, seven MOSFET Controlled Switches and three Diodes.




Fig. 21. A 15 level ASCHB Inverter with PD-PWM technique.

In Pulse Width Modulation(PWM) technique,the PD-PWM is used to control the MOSFET switches in the inverter

and to reduce the Total Harmonic Distortion(THD) .Figure 22,23 and 24 shows the Output PD-PWM switching for S_1,S_2 & S_3 . The switches of S_1,S_2 & S_3 are generated with high switching frequency of 2KHz,where as in the Cascaded H bridge Inverter (CHBI), the Switches S_4,S_5,S_6 & S_7 are generated with low switching frequency of 50Hz as shown in figure 25.The 15-level output voltage for ASCHBMLI with PD-PWM is shown in figure 26.The output voltage levels are $231V_{dc}$, $198V_{dc}$, $165V_{dc}$, $132V_{dc}$, $99V_{dc}$, $66V_{dc}$, $33V_{dc}$, $0V_{dc}$, $-33V_{dc}$, $-66V_{dc}$, $-99V_{dc}$, $132V_{dc}$, $-165V_{dc}$, $-198V_{dc}$, $231V_{dc}$ respectively. Figure 27 represents the THD analysis of ASCHBML with PD-PWM. [9]



Fig. 22. PD-PWM signals for S1




Fig. 23. PD-PWM signals for $\,S2\,$




Fig. 24. PD-PWM signals for S3




Fig. 25. PWM signals for S4,S5,S6 &S7 $\,$




Fig. 26. Output Voltage for Asymmetric 15 level CHB Inverter




Fig. 27. THD Analysis for Asymmetric 15 level CHB Inverter using pulse

The 9-level output voltage for SCHBMLI with PD-PWM as shown in figure 28. In SCHBMLI the output voltge levels are 240V $_{\rm dc}$, 180 V $_{\rm dc}$, 120 V $_{\rm dc}$, 60 V $_{\rm dc}$, 0V $_{\rm dc}$,-60V $_{\rm dc}$,-120V $_{\rm dc}$,-240 respectively. In figure 29 represents the THD analysis of SCHBML with PD-PWM.[8]




Fig. 28. Output Voltage for 9 level SCHB Inverter using PD-PWM




Fig. 29. THD analysis for 9-level SCHBMLI with PD-PWM

TABLE III. COMPARISON OF THD FOR SYMMETRICAL AND ASYMMETRICAL MULTILEVEL INVERTER

C no	MLI	NUMBER OF	THD
S.no	MILI	LEVELS	וחט
1	ASYMMETRICAL	15-LEVEL	7.21%
1	MLI	13-LEVEL	7.2170
2	SYMMETRICAL	9-LEVEL	22.00%
	MLI	7-LE V EL	22.00%

V. PROTEUS SOFTWATRE OUTPUT




Fig. 30. Asyymetric 15level CHBMLI Output PWM signals for S₁, S₂, S₃ & S₄




Fig. 31. Asyymetric 15level CHBMLI Output PWM signals for S₅,S₆ &S₇

The 15level ASCHBMLI is designed in Proteus Software as shown in figure 32.In this system a PIC6F877A microcontroller is used to generate the low and high switching frequency for Inverter . A MOSFET driver IC IR2112 is used for Boosting the Gate pulse from the microcontroller.The ASCHBMLI consists of 3 DC voltage source of $8V_{\rm DC},16V_{\rm DC}$ and $32V_{\rm DC}$.An IRF640 Mosfet is connected in series with DC source and Diode is connected in parallel with the Mosfet and DC source.Figure 29 shows the Gate pulse for Switch $S_1,S_2\ S_3$ and S_4 .Figure 30 shows the gate Pulse of Cascaded H-Bridge inverter of switch S_5,S_6 and S_7 .




Fig. 32. A 15 Level ASCHB MLI using PROTEUS software




Fig. 33. Asyymetric 15level CHBMLI Output voltage

Figure 33 shows the Asymmetrical Cascaded H Bridge Multilevel inverter for outur voltage waveform. The input DC voltage source are $8V_{dc}$ $16V_{dc},\ \&\ 32V_{dc}$ The output voltage levels are $8V_{dc}$, $16V_{dc}$, $24V_{dc}$, $32V_{dc}$, $40V_{dc}$, $48V_{dc}$, $56V_{dc}$, $0V_{dc}$, $8V_{dc}$, $-16V_{dc}$, $-24V_{dc}$, $-32V_{dc}$, $-40V_{dc}$, $-48V_{dc}$, $-54V_{dc}$ respectively. [10]

VI. SEXPERIMENTAL RESULT ANALYSIS



Fig. 34.15-Level Asymmetrical CHBMLI with RI Load by using PIC16F877A




Fig. 35. Output voltage and current waveform for 15-level ASCHBMLI using Rl Load




Fig. 36. THD analysis for ASCBMLI using RL Load

In Figure 34 shows the ASCHBMLI using RL load using PIC16F877A Microcontroller for a real time system. The input DC voltage are $4V_{\rm dc}, 8V_{\rm dc}$ and $16V_{\rm dc}$ respectively. The Output voltage levels are $28V_{\rm dc},\ 24V_{\rm dc},\ 20V_{\rm dc},\ 16V_{\rm dc},\ 12V_{\rm dc}, 8V_{\rm dc}, 4V_{\rm dc}, 0V_{\rm dc}, -4V_{\rm dc}, -8V_{\rm dc}, -12V_{\rm dc}, -16V_{\rm dc}, -20V_{\rm dc}, -24V_{\rm dc}, -28V_{\rm dc}$. The output voltage levels and current waveform are shown in figure 35. In Figure 34 shows the THD analysis for ASCHBMLI uisng RL Load .

VII. CONCLUSION

A symmetrical Cascaded H bridge Multil level inverter(SCHBMLI) and Asymmetrical Cascaded H bridge Multilevel Inverer(ASCHBMLI) using PD-PWM technique have been analysed in this paper. Both Inverters consist of same power semiconductor switches but output voltage levels are different. In SCHBMLI the ouput voltage is 9 level, whereas ASCHBMLI the ouput voltage level is 15 level. The THD analysis for ASCHBMLI is 7.21%, whereas THD analysis for SCHMLI is 22.00%. In this system the THD is very less in ASCHMLI and it is implemented in real time system using PIC16F877A microcontroller with RL load. This type of proposed system is used for high power applications in photovoltaic and its reduce overall cost as well as size of the system.

References

- [1] Krishna Kumar Gupta, Alekh Ranjan, Pallavee Bhatnagar, Lalit Kumar Sahu and Shailendra Jain: Multilevel Inverter topologies with reduced device count: A Review. IEEE Transactions on Power Electronics (Volume: 31, Issue: 1, Jan. 2016)
- [2] Prabaharan N., and Palanisamy K.: Comparative Analysis of Symmetric and Asymmetric Reduced Switch Multilevel Inverter Topology Using Unipolar Pulse Width Modulation Strategies. IET Power Electronics, DOI: 10.1049/iet-pel.2016.0283
- [3] Prabaharan N., and Palanisamy K.: Investigation of single phase reduced switch count asymmetric multilevel inverter using advanced pulse width modulation Technique. International Journal of Renewable Energy Research, vol. 5, no. 3, pp. 879–890, (2015).
- [4] Prabaharan N., Palanisamy K., and Rini Ann Jerin A.: Asymmetric

- Multilevel Inverter Structure with Hybrid PWM Strategy. International Journal of Applied Engineering Research, vol. 10, no. 55, pp. 2672-2676, (2015).
- [5] G. Eason, B. Noble, and I.N. Sneddon, "On certain integrals of Javier pereda, and juan dixon, "cascaded multilevel converters: optimal asymmetries and floating capacitor control" ieee transactions on industrial electronics, vol. 60, no. 11, november 2013.
- [6] M. Mohamad fathi mohamad elias, nasrudin abd. Rahim, hew wooi ping, and mohammad nasir uddin, asymmetrical cascaded multilevel inverter based on transistor-clamped h-bridge power cell ieee transactions on industry applications, vol. 50, no. 6, november/december 2014
- [7] Eduardo e. Espinosa, jose r. Espinoza, pedro e. Melín, roberto o. Ramírez, felipe villarroel, javier a. Muñoz, member, and luis morán, fellow, ieeea new modulation method for a 13-level asymmetric inverter toward minimum thd ieee transactions on industry applications, vol. 50, no. 3, may/june 2014.
- [8] Mohammad farhadi kangarlu and ebrahim babaei, a generalized cascaded multilevel inverter using series combination of submultilevels invertes ieee transactions on power electronics, vol. 28, no. 2, february 2013
- [9] Eduardo Espinosa; Jose Espinoza; Roberto Ramirez; Jaime Rohten; Felipe Villarroel; Pedro Melin; Johan GuzmanA New modulation Technique for 15-Level Asymmetrical Inverter operating with Minimum THD Industrial Electronics Society, IECON 2013 - 39th Annual Conference of the IEEE.
- [10] T. D. Sudhakar; M. Mohana Krishnan; K. N. Srinivas; R. Raja Prabu Design of a Grid Connected system using PROTEUS software Electrical Energy Systems (ICEES), 2016 3rd International Conference