Main Article Content



In this paper, a hybrid Transmission Gate -CMOS logic (TG-CMOS) single bit full adder is proposed. This proposed full adder replaces the six transistor XNOR in the existing adder with two transistors XNOR and also the carry generation path is modified for better power with good voltage swing. The proposed logic is designed as single bit full adder and implemented with a 16 bit ripple carry adder. The design and simulation are done through cadence virtuoso tool with 180nm, 90nm and 45nm technologies. The performance parameters of the proposed design is compared with the existing adder designs. The Performance analysis of the proposed system shows that it consumed less power and operates in high speed. Also the extended version of proposed full adder ie., 16 bit ripple carry adder works effectively.

Article Details


[1] Tung C.-K., Hung Y-C., Shieh S-H., Huang G-S, A low-power high-speed hybrid CMOS full adder for embedded system, 1.In: Proc. IEEE Conf. Design Diagnostics Electron. Circuits Syst., Apr. 2007, vol. 13, pp. 1–4.
[2] Goel S., Kumar A., Bayoumi M. A., Design of robust, energy-efficient full adders for deep-submicrometer design using hybrid-CMOS logic style, IEEE Trans. Very Large Scale Integr. (VLSI) Syst., Dec. 2006,vol. 14, no. 12, pp. 1309–1321
[3] Weste, N. H. E., Harris, D., Banerjee, A., CMOS VLSI Design: A Circuits and Systems Perspective, 3rd ed. Delhi, India: Pearson Education, 2006.
[4] Rabaey, J. M.,Chandrakasan, A., Nikolic, B., Digital Integrated Circuits: A Design Perspective, 2nd ed. Delhi, India: Pearson Education, 2003.
[5] Radhakrishnan D., Low-voltage low-power CMOS full adder, IEE Proc.-Circuits Devices Syst., Feb. 2001,vol.148, no. 1, pp.19–24
[6] Zimmermann R.,Fichtner W., Low-power logic styles: CMOS versus pass-transistor logic, 6.IEEE J. Solid-State Circuits, Jul. 1997, vol. 32, no. 7, pp. 1079–1090.
[7] Chang C. H., Gu J. M.,Zhang M, A review of 0.18-μm full adder performances for tree structured arithmetic circuits, IEEE Trans. Very Large Scale Integr. (VLSI) Syst., Jun. 2005, vol. 13, no. 6, pp. 686–695
[8] Shams A. M., Darwish T. K., Bayoumi M. A, Performance analysis of low-power 1-bit CMOS full adder cells, IEEE Trans. Very Large Scale Integr. (VLSI) Syst., Feb. 2002, vol. 10, no. 1, pp. 20–29
[9] Aranda M.L., Báez R., Diaz O. G., Hybrid adders for high-speed arithmetic circuits: A comparison, 9.In: Proc. 7th IEEE Int. Conf. Elect. Eng. Comput. Sci. Autom. Control (CCE), Tuxtla Gutierrez, NM, USA, Sep. 2010, pp. 546–549.
[10] Vesterbacka M, A 14-transistor CMOS full adder with full voltage-swing nodes, 10.In: Proc. IEEE Workshop Signal Process. Syst. (SiPS), Taipei, Taiwan, Oct. 1999, pp. 713–722.
[11] Wairya S., Singh G., Nagaria R. K., Tiwari S., Design analysis of XOR (4T) based low voltage CMOS full adder circuit, In: Proc. IEEE Nirma Univ. Int. Conf. Eng. (NUiCONE), Dec. 2011, pp. 1–7
[12] Goel S., Elgamel M., Bayoumi M. A., Novel design methodology for high-performance XOR-XNOR circuit design, In: Proc. 16th Symp. Integr. Circuits Syst. Design (SBCCI), Sep. 2003, pp. 71–76.
[13] Wang J.-M., Fang S.-C. ,Feng W.-S, New efficient designs for XOR and XNOR functions on the transistor level, IEEE J. Solid-State Circuits, Jul. 1994, vol. 29, no. 7, pp. 780–786.
[14] Prashanth P., Swamy P., Architecture of adders based on speed area and power dissipation, 14.In: Proc. World Congr. Inf. Commun.Technol. (WICT), Dec. 2011, pp. 240–244.
[15] Zavarei M. J., Baghbanmanesh M. R,Kargaran E., Nabovati H., Golmakani A., Design of new full adder cell using hybrid-CMOS logic style, 15.In: Proc. 18th IEEE Int. Conf. Electron., Circuits Syst. (ICECS), Dec. 2011, pp. 451–454.
[16] Hassoune I., Flandre D., Connor I. O, Legat J., ULPFA: A new efficient design of a power-aware full adder, IEEE Trans. Circuits Syst. I, Reg. Papers, Aug. 2010, vol. 57, no. 8, pp. 2066–2074.
[17] Navi K., Maeen M., Foroutan V., Timarchi S., and Kavehei O., A novel low-power full-adder cell for low voltage, 17.VLSI J. Integr., Sep. 2009, vol. 42, no. 4, pp. 457–467.
[18] Aguirre-Hernandez M., Linares-Aranda M., CMOS full-adders for energy-efficient arithmetic applications, IEEE Trans. Very Large Scale Integr. (VLSI) Syst., Apr. 2011, vol. 19, no. 4, pp. 718–721
[19] Wyatt, J. L., Jr., Signal propagation delay in RC models for inter-connect,” in Circuit Analysis, Simulation and Design, Part II, VLSI Circuit Analysis and Simulation, 19.vol. 3, A. Ruehli, Ed. Amsterdam, The Netherlands: North Holland, 1987, ch. 11.
[20] Alioto M., Di Cataldo G., Palumbo G., Mixed full adder topologies for high-performance low-power arithmetic circuits, 20.Microelectron. J., Jan. 2007, vol. 38, no. 1, pp. 130–139.
[21] Wu, X.,Prosser, F., Design of ternary CMOS circuits based on transmission function theory, 21.Int. J. Electron.,1988, vol. 65,no. 5,pp. 891–905.
[22] Navi K., Moaiyeri M. H., Mirzaee R.F., Hashemipour O., Nezhad B. M., Two new low-power full adders based on majority-not gates, 22.Microelectron. J., Jan. 2009, vol. 40, no. 1, pp. 126–130.
[23] Bui H.T.,Wang Y., Jiang Y., Design and analysis of low-power10-transistor full adders using novel XOR-XNOR gates, 23.IEEE Trans.Circuits Syst. II, Analog Digit. Signal Process., Jan. 2002, vol. 49, no.1, pp. 25–30.
[24] Navi K., et al, A novel low-power full-adder cell with new technique in designing logical gates based on static CMOS inverter, Microelectron.J”, Oct. 2009, vol. 40, no. 10, pp. 1441–1448
[25] Bhattacharyya P., Kundu B., Ghosh S., Kumar V., Dandapat A., Performance analysis of a low-power high-speed hybrid 1-bit full adder circuit, IEEE Trans. Very Large Scale Integr. (VLSI) Syst., Oct. 2015, vol. 23, no. 10, pp. 2001–2008.
[26] Chowdhury S. R., Banerjee A., Roy A., Saha H., A high speed 8 transistor full adder design using novel 3 transistor XOR gates, Int. J. Electron., Circuits Syst., 2008, vol. 2, no. 4, pp. 217–223
[27] Valashani M. A., Mirzakuchaki S.,, A novel fast, low-power and high-performance XOR-XNOR cell, IEEE Int. Symp. Circuits Syst. (ISCAS), May 2016, vol. 1. pp. 694–697